Modular Asynchronous Network-on-Chip: Application to GALS Systems Rapid Prototyping
نویسندگان
چکیده
This paper presents an innovating methodology for fast and easy design of Asynchronous Network-on-Chips (ANoCs) dedicated to GALS systems. A topologyindependent building-block approach permits to design modular, scalable and reliable ANoCs with low-power and low-complexity requirements. A crossbar generator is added to the existing design flow for fast system architecture exploration. A multi-clock FPGA allows a fast prototyping of a complex ANoC-centric GALS system. It includes synchronous standard IP cores and asynchronous modules connected through an asynchronous 5x5 crossbar. First results about communication costs/performances across the Asynchronous NoC are reported.
منابع مشابه
Asynchronous Locally Synchronous Wrapper Circuits
This paper focuses on prototyping pausible and gated In this paper, after presenting an overview on the pausible clock based GALS systems on commercial FPGAs. Pausible clock clock based and gated clock based GALS systems in sections II based GLAS systems use an on-chip clock generator to generate and III, the implementation of GALS on commercial FPGA pausible clock pulses whereas gated clock ba...
متن کاملAsynchronous on-chip networks
Various kinds of asynchronous interconnect and synchronisation mechanisms are being proposed for designing low power, low emission and high-speed SOCs. They facilitate modular design and possess greater resilience to fabrication time inter-chip and run-time intra-chip process variability. They can provide a solution for low power consumption in chips and simplify global timing assumptions, e.g....
متن کاملGalaxy Gals
GALS systems despite having well-known drawbacks such as non-mature design-flow, lack of testing methods and no well-established target application, may offer significant advantages like better EMI characteristics, power reduction and process variability mitigation. These advantages have been explored in detail with theoretical research and chip fabrication and measurements. In addition, a syst...
متن کاملAdvances in asynchronous logic: from principles to GALS & NoC, recent industry applications, and commercial CAD tools
The growing variability and complexity of advanced CMOS technologies makes the physical design of clocked logic in large Systems-on-Chip more and more challenging. Asynchronous logic has been studied for many years and become an attractive solution for a broad range of applications, from massively parallel multi-media systems to systems with ultra-low power & low-noise constraints, like cryptog...
متن کاملTernary Tree Asynchronous Interconnect Network for Gals’ Soc
Interconnect fabric requires easy integration of computational block operating with unrelated clocks. This paper presents asynchronous interconnect with ternary tree asynchronous network for Globally Asynchronous Locally Synchronous (GALS) system-on-chip (SOC). Here architecture is proposed for interconnection with ternary tree asynchronous network where ratio of number NOC design unit and numb...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005